

AMENDMENTS TO THE CLAIMS

Please cancel claims 2, 7 and 14 without prejudice.

1. (CURRENTLY AMENDED) An apparatus comprising:

a clock generation circuit configured to generate an output clock signal in response to a control signal;

5 a detect circuit configured to generate a detect signal in response to (i) said output clock signal and (ii) an input signal; and

10 a select circuit configured to generate said control signal by selecting (i) a first input when in a first mode (ii) said detect signal when in a second mode, wherein said first and second mode are selected in response to a selection signal, wherein said select circuit further responds to a second input when in a third mode when either said first input or said detect signal are not present.

2. (CANCEL)

3. (ORIGINAL) The apparatus according to claim 1, wherein said first mode comprises a read mode and said second mode comprises a wobble mode.

4. (ORIGINAL) The apparatus according to claim 1, wherein said clock generation circuit comprises an analog clock generation circuit.

5. (ORIGINAL) The apparatus according to claim 1, wherein said clock generation circuit comprises (i) a loop filter and (ii) a voltage controlled oscillator (VCO).

6. (ORIGINAL) The apparatus according to claim 1, wherein said clock generation circuit is configured to generate said output signal when in said first mode, said second mode and said third mode.

7. (CANCEL)

8. (ORIGINAL) The apparatus according to claim 1, wherein said clock generator circuit comprises:
a digitally controlled oscillator.

9. (CURRENTLY AMENDED) The apparatus according to claim 1, ~~further comprising:~~ wherein said detect circuit comprises a phase detect circuit configured to generate a phase error signal in response to said output clock signal and a second control signal.

10. (CURRENTLY AMENDED) An apparatus comprising:
a clock generation circuit configured to generate an
output clock signal in response to a first control signal; and
a phase circuit configured to generate a phase error
5 signal in response to said output signal and a second control
signal, wherein said phase circuit (A) comprises: (i) a phase
select circuit, (ii) a first and second integration circuit, each
configured to present phase signals, and (iii) a computation
circuit configured to generate a phase calculation signal in
10. response to said phase signals and (B) generates said phase error
signal in response to said phase calculation signal.

11. (CURRENTLY AMENDED) The apparatus according to claim
9 10, wherein said first control signal comprises a read channel
signal and said second control signal comprises a wobble signal.

12. (ORIGINAL) The apparatus according to claim 10,
further comprising:

a variable delay circuit configured to delay said output
clock signal in response to said phase error signal.

13. (ORIGINAL) The apparatus according to claim 10,
wherein said phase circuit comprises:

a phase select circuit;

a first and second integration circuit, each configured
5 to present phase signals; and

a computation circuit configured to generate a phase
calculation signal in response to said phase signals.

14. (CANCEL)

15. (CURRENTLY AMENDED) A method for synchronizing a
signal, comprising the steps of:

(A) generating an output clock signal in response to a
control signal;

5 (B) generating a detect signal in response to (i) said
output clock signal and (ii) an input signal; and

(C) generating said control signal by selecting (i) a
first input when in a first mode (ii) said detect signal when in a
third second mode, in response to a selection signal, wherein step
10 (C) further responds to a second input when in a third mode when
either said first input or said detect signal are not present.

16. (NEW) The method according to claim 15, wherein said
first mode comprises a read mode and said second mode comprises a
wobble mode.